Timing Analyzer

About Design Entry

 


You can use the Quartus II Block Editor, Text Editor, IP Catalog, and EDA design entry tools to create design files in a project. You create schematic or block designs with the Block Editor, or  AHDL, VHDL, or Verilog HDL designs with the Quartus II Text Editor. The IP Catalog helps you create design files with customized megafunctions.

Qsys is a powerful system integration tool which is included as part of the Quartus II software. The Qsys system-integration tool saves significant time and effort in the FPGA design process by automatically generating interconnect logic to connect intellectual property (IP) functions and subsystems.

The Quartus II software supports Verilog Quartus Mapping Files (.vqm) generated by EDA design entry and synthesis tools. The following sections contain more information about design entry methods.

 

ExpandDesign Entry Flow:

ExpandUsing the Block Editor:

ExpandUsing the Text Editor:

ExpandUsing the IP Catalog:

ExpandCreating a System with Qsys:

   

Rate This Page